

PATENT
450117-03443

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

TITLE: CYCLE SYNCHRONIZATION BETWEEN
INTERCONNECTED SUB-NETWORKS

INVENTOR: Gerd SPALINK

William S. Frommer
Registration No. 25,506
FROMMER LAWRENCE & HAUG LLP
745 Fifth Avenue
New York, New York 10151
Tel. (212) 588-0800

FOUO F 8022450

Description

1 The present invention relates to a method to perform a cycle synchronization
between interconnected sub-networks and a cycle synchronizator adapted to
perform said method.

5 It is known to interconnect sub-networks, e. g. with long delay bi-directional
connections to extend a network to a wider area. In particular, this technique
is used to interconnect several IEEE 1394 serial buses to extend an IEEE 1394
network, e. g. through a whole house. The basic topology of such a connection
10 21 which might consist of a number of IEEE 1394 nodes. A second interface 22
is part of a second IEEE 1394 serial bus 23 which might comprise another
number of IEEE 1394 nodes. The first interface 21 and the second interface 22
are connected via a long delay bi-directional connection 24 which might be,
but is not restricted to a coax cable medium.

15 Independent IEEE 1394 buses must be synchronized to have the same cycle
rate. In particular, the IEEE 1394 standard mandates that for opened iso-
chronous channels an isochronous packet is sent in every isochronous cycle.
To ensure that isochronous transfers between the interconnected IEEE 1394
20 buses work, it must be ensured that all buses have the same frequency of iso-
chronous cycles.

Therefore, it is the object underlying the present invention to provide a method
to perform a cycle synchronization between interconnected sub-networks and a
25 cycle synchronizator adapted to perform said method.

The method according to the present invention is defined in independent claim
1 and the cycle synchronizator according to present invention is defined in
independent claim 12. Preferred embodiments thereof are respectively defined
30 in the dependent subclaims.

The method to perform a cycle synchronization between interconnected sub-
networks according to the present invention is characterized in that a
reference node connected to one of the sub-networks transmits a respective
35 cycle time information to cycle masters of all other sub-networks at recurring

FOR "SECRET"

1 time instants, and the cycle masters of all other sub-networks adjust their
cycle time accordingly.

5 Therewith, the present invention offers a method to synchronize several inter-
connected sub-networks which is independent of the connection between the
sub-networks, since with the transmission of cycle time information of a
reference node no relying on a clock frequency used for the transmission
10 through the connection through sub-networks is necessary. After reception of
the cycle time information each cycle master of the other sub-networks can
adjust their cycle time accordingly so that in turn the cycle frequency in an
IEEE 1394 serial bus connected to a respective cycle gets adjusted. Therefore,
in a network with N sub-networks N-1 cycle masters are required to adjust
15 their cycle time and the remaining sub-network has to comprise the reference
node transmitting its time information to the N-1 cycle masters of the other
sub-networks. Preferably, the reference node and the cycle masters are
arranged within a respective interface of the sub-network which is connected
to the interconnection of all sub-networks.

20 According to the present invention an adjustment of the cycle time within a
cycle master might be performed by the following steps: Determining a first
time interval in-between two receptions of cycle time information from the
reference node with an own clock, determining a second time interval in-
between corresponding transmission of cycle time information from the
reference node on basis of the received cycle time information, comparing the
25 first and second time intervals and adjusting the own cycle time according to
the comparison result. Therefore, a large scale integration is possible.

30 Further, the comparison of the first and the second time intervals according to
the present invention might consider a preceding adjustment of the own cycle
time, the adjustment of the own cycle time within a cycle master might be
performed in a step-wise manner and/or the adjustment of the own cycle time
within a cycle master might be performed by adjusting a local number of
clocks within one cycle.

35 In particular, in the latter case the adjustment of the own cycle time within a
cycle master is performed by setting the local number of clocks equal to an
ideal number of clocks of one cycle in case the first time interval and the
second time interval are identical, smaller than an ideal number of clocks of

105001-802266

1 Therefore, in case the present invention is applied to a distributed IEEE 1394
network, i. e. several IEEE 1394 serial buses which are regarded as sub-net-
works are interconnected, e. g. by a long delay, bi-directional connection
provides advantages in that the cycle synchronization is based on free-running
5 oscillators of the cycle masters and standard IEEE 1394 physical interfaces
can be used, since the cycle synchronization is based on a timing error of the
own cycle timer which can be determined on basis of the transmission of cycle
time information of a reference node in the network. Additionally, the reference
node does not need to be a cycle master, i. e. the reference node can be prede-
10 termined.

Further features and advantages of the present invention will be apparent from
the following detailed description of an exemplary embodiment thereof taken in
conjunction with the accompanying drawings, in which

15 **Fig. 1** shows an overview of a simple long delay IEEE 1394 network,

Fig. 2 shows a timing diagram of a first preferred embodiment
according to the present invention, and

20 **Fig. 3** shows a phase locked loop for cycle synchronization according
to a preferred embodiment of the present invention.

The following preferred embodiment of the present invention is adapted to the
25 IEEE 1394 standard. However, as mentioned above, the present invention is
not restricted thereto.

Every IEEE 1394 node maintains cycle time information. This is basically a
register that is incremented by a local, free-running clock of 24.576 MHz or in-
30 teger multiples of that. According to the present invention this cycle time
information is transmitted at regular instants via the interconnection of
several sub-networks, in case of the example shown in Fig. 1 via the long delay
bi-directional connection 24. The basic assumption of this method is that
transmission of the cycle occurs at recurring time instants, preferably regular
35 intervals, e. g. every 10 ms. Further, the exact value of that interval is not im-
portant since the exact value can be recovered from the difference of two
transmitted samples of the cycle time register and the corresponding time

FOOT-002260

1 stamps of the receiver will be sampled at the instant when the transmitted
samples are received.

5 Fig. 2 shows an example of timing of the transmission and reception of the
cycle time. The node which has been chosen to be the reference node transmits
the time at least to all other nodes comprising a cycle master. As mentioned
above, the reference node is not required to be the cycle master within its con-
nected IEEE 1394 sub-network. As shown in Fig. 2, the reference node sam-
ples its local cycle time register at regular instants, i. e. at a first transmission
10 time t_0 , a second transmission time t_3 , and a third transmission time t_5 at
which the contents of the cycle time register are respectively transmitted. It is
also shown in Fig. 2 that the second transmission time t_3 , which is an actual
transmission time, differs from an ideal second transmission time t_2 by a time
difference $t_{jitter1}$. After a respective transmission of the contents of the cycle
15 time register these contents are received at a first reception time t_1 , a second
reception time t_4 , and a third reception time t_6 . Similar to the case of the
transmission it is shown in Fig. 2 that the actual reception of the transmitted
cycle time register content at the second reception time t_4 differs from an ideal
reception thereof. The difference in-between the ideal and the later actual sec-
20 ond reception time is labelled with $t_{jitter2}$. A difference in-between the first
and second actual transmission times is determined to Δt_2 and in-between the
second and third actual transmission times to $\Delta t_2'$. A difference in-between the
first and second actual reception times is determined to Δt_1 and in-between
the second and third actual reception times to $\Delta t_1'$.

25 To allow for significant jitter to occur both on the transmitter and on the
receiver side according to the present invention an optional filtering can be
performed which limits the cycle length adjustment range to +/- 1 clock and/
or which uses a de-jitter filter.

30 After transmission, the receiving node samples its own local cycle timer at the
instant when it receives the remote cycle time information. In the standard
IEEE 1394 node, one cycle has a duration of 3072 clocks of a 24,576 MHz
oscillator. According to the preferred embodiment of the present invention
35 shown and described in the following, a cycle timer is used where the duration
of the cycle can be adjusted to 3071, 3072 or 3073 clocks. However, a variable
duration might also be implemented. The information of the remote and local
cycle time registers is used to adjust the local number of clocks per cycle.

FOUO: S022650

1 cycle of the cycle timer 3 within the clock offset estimation means 1 should
comprise 3071, 3072 or 3073 clocks. In case the integration result of the inte-
grator 13 is smaller than -80 then the next cycle should comprise 3071
5 should comprise 3073 clocks and in case the output result of the integrator 13
equals to 80 the cycle should comprise 3072 clocks. This comparison intro-
duces an hysteresis into the loop so that there are usually only differences of
one clock in succeeding cycles, i. e. that there is usually no jump from 3071 to
3073, but either between 3072 and 3073 or between 3071 and 3072 clocks per
10 cycle. Therefore, also another value than 80 cycles which equal to 10 ms might
be used. The number of clocks output by the quantizer 6 is input to a third de-
lay element 14 which also has the same delay T as the first delay element 11.
The cycle duration output by the third delay element 14 is supplied to the con-
troller 7 which determines the number of clock skips/inserts and to the cycle
15 timer 13.

As mentioned above, the delay T of the first to third delay elements 11, 12, 14
are not fixed but depend on the reception of a transmitted remote time. Also,
the delay T within the delay elements does not indicate a fixed or preset time,
20 but that the sample and hold operation performed by the delay element is
performed by all three delay elements simultaneously.

The phase locked loop for a cycle synchronization according to the preferred
embodiment of the present invention shown in Fig. 3 adjusts the average
25 difference between the remote time interval which is measured with the remote
clock and the local time interval which is measured with the local clock plus a
corrective difference to be zero.

Since without jitter or disturbances the delay of the transmission path
30 between reference and cycle synchronizator is constant, the method according
to the present invention uses exactly the time interval for the local and remote
measurement. Since the respective oscillators used for the respective measure-
ment might differ slightly with respect to their oscillation frequency, i. e.
according to the IEEE 1394 standard +/- 100 ppm are allowed, these measure-
35 ments of local and remote time intervals do not give exactly the same number
of clocks. The cycle synchronizator according to the present invention extracts
the number of cycles n_{cycles} that have elapsed in the respective time interval
and depending on the current cycle duration, the corrective number of clocks

FOOT-0022660

1 is set to be either +n_cycles, 0, or -n_cycles. Corrective values of -1,0 + 1 per
3072 clocks as explained above is equivalent to an adjustment range of
+/- 166/3072 = +/- 325 ppm. Also larger corrective values might be used
5 which - on the other hand - lead to higher local jitter and are therefore not
preferred. Therefore, in the long run, the remote and local number of cycles
are equalized.

As shown in Fig. 3 it is advantageous to insert a de-jitter filter 4 before the
cycle timer adjustment loop. A suitable filter is a lowpass filter, but other
10 filters, e. g. a running mean or a time-adaptive lowpass may also be used. By
choosing a suitably high time constant in that filter which is independent from
the clock synchronization loop the jitter can be eliminated.

Since the IEEE 1394 serial bus is a self-configuring bus, it is necessary that
15 the network reference node is automatically determined after each network re-
configuration, e. g. after the addition or removal of nodes.

Therefore, according to the present invention the oscillator is not adjusted, but
the number of clocks within one cycle. Therefore, a free-running oscillator can
20 be used instead of a voltage controlled oscillator. This feature enables the
integration of the cycle synchronization according to the present invention on
a single chip. Further, as mentioned above, the present invention performs the
cycle synchronization independently of the connecting channel in-between the
different sub-networks, i. e. IEEE 1394 serial buses which basically need only
25 slight modifications in that the cycle synchronizator according to the present
invention has to be included into a respective cycle master of a sub-network.
Further, the connection network needs no master clock, since one of the sub-
networks serves as reference.

30

35

FOOT 3022660